L.K. Wang, A. Acovic, et al.
MRS Spring Meeting 1993
Band-gap engineering using SiGe channels to reduce the threshold voltage (V TH) in p-channel MOSFETs has enabled a simplified gate-first high-κ/metal gate (HKMG) CMOS integration flow. Integrating Silicon-Germanium channels (cSiGe) on silicon wafers for SOC applications has unique challenges like the oxidation rate differential with silicon, defectivity and interface state density in the unoptimized state, and concerns with T inv scalability. In overcoming these challenges, we show that we can leverage the superior mobility, low threshold voltage and NBTI of cSiGe channels in high-performance (HP) and low power (LP) HKMG CMOS logic MOSFETs with multiple oxides utilizing dual channels for nFET and pFET. © 2011 IEEE.
L.K. Wang, A. Acovic, et al.
MRS Spring Meeting 1993
Shu-Jen Han, Alberto Valdes-Garcia, et al.
IEDM 2011
Sharee J. McNab, Richard J. Blaikie
Materials Research Society Symposium - Proceedings
M. Hamaguchi, Deleep R. Nair, et al.
IEDM 2011