Dipanjan Gope, Albert E. Ruehli, et al.
IEEE T-MTT
A cost effective 28 nm CMOS Interconnect technology is presented for 28 nm node high performance and low power applications. Full entitlement of ultra low-k (ULK) inter-level dielectric is enabled. Copper wiring levels can be combined up to a total of 11 levels. The inter-level dielectric was optimized for low k-value and high strength. The feature profiles were optimized to enable defect-free metallization using conventional tools and processes. High yields and robust reliability were demonstrated. © 2011 Elsevier B.V. All rights reserved.
Dipanjan Gope, Albert E. Ruehli, et al.
IEEE T-MTT
S.F. Fan, W.B. Yun, et al.
Proceedings of SPIE 1989
Andreas C. Cangellaris, Karen M. Coperich, et al.
EMC 2001
John G. Long, Peter C. Searson, et al.
JES