Samarjit Chakraborty, Simon Künzli, et al.
Computer Networks
Paper
Design methodology for a large communication chip
Abstract
Smart chip is a large communication chip with standard-based communication interfaces, multiple clock domains, and mixed-signal components for line interfacing. This chip has been developed by focusing mainly on general design aspects.
Related
Conference paper
Arbitration of many thousand flows at 100G and beyond
Nikolaos Chrysos, Fredy Neeser, et al.
INA-OCMC 2013
Olivier J.F. Martin, Rolf Clauberg, et al.
IPR 1993
Marcel Kossel, Christian Menolfi, et al.
ISSCC 2008