Conference paper
A 25Gb/s ADC-based serial line receiver in 32nm CMOS SOI
Sergey V. Rylov, Troy Beukema, et al.
ISSCC 2016
Paper
Design methodology for a large communication chip
Abstract
Smart chip is a large communication chip with standard-based communication interfaces, multiple clock domains, and mixed-signal components for line interfacing. This chip has been developed by focusing mainly on general design aspects.
Related
Toke M. Andersen, Florian Krismer, et al.
APEC 2014
Rolf Clauberg
IBM J. Res. Dev
Thomas Toifl, Christian Menolfi, et al.
IEEE Journal of Solid-State Circuits