Yield estimation of SRAM circuits using "Virtual SRAM Fab"
- Aditya Bansal
- Rama N. Singh
- et al.
- 2009
- ICCAD 2009
Publications
14 results for Jin-Fuw Lee
Layout-aware through-process circuit analysis
- Rama Singh
- Matt Ziegler
- et al.
- 2007
- DTIS 2007
Toward through-process layout quality metrics
- Fook-Luen Heng
- Jin-Fuw Lee
- et al.
- 2005
- Microlithography 2005
Taming pattern and focus variation in VLSI design
- Fook-Luen Heng
- Puneet Gupta
- et al.
- 2004
- AMM 2004
On the signal bounding problem in timing analysis
- Jin-Fuw Lee
- D.L. Ostapko
- et al.
- 2001
- IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
A timing analysis algorithm for circuits with levelsensitive latches
- Jin Fuw Lee
- Donald T. Tang
- et al.
- 1996
- IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Timing analysis algorithm for circuits with level-sensitive latches
- Jin-Fuw Lee
- D.T. Tang
- et al.
- 1996
- IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Algorithm for incremental timing analysis
- Jin-Fuw Lee
- D.T. Tang
- 1995
- DAC 1995
Timing analysis algorithm for circuits with level-sensitive latches
- Jin-Fuw Lee
- D.T. Tang
- et al.
- 1994
- IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
HIMALAYAS - a hierarchical compaction system with a minimized constraint set
- Jin-Fuw Lee
- D.T. Tang
- 1992
- ICCAD 1992