Michael Moreinis, Arkadiy Morgenshtein, et al.
IEEE Transactions on VLSI Systems
Editor's note: Hardware-accelerated simulation platforms can significantly reduce the validation time. This article presents an off-platform test generation method and it compares and contrasts it against the on-platform alternative for two state-of-the-art multicore processor designs.
Michael Moreinis, Arkadiy Morgenshtein, et al.
IEEE Transactions on VLSI Systems
Wisam Kadry, Ronny Morad, et al.
DAC 2011
Allon Adir, Dave Goodman, et al.
DAC 2014
Michael Moreinis, Arkadiy Morgenshtein, et al.
ICECS 2004