Fault simulation on message passing

A new parallelization technique for Fault Simulation is described that is suited for message passing based parallel processors. The problem is parallelized by first casting it in Dataflow form and then constructing a Dataflow emulator for message passing systems. A fault simulator for combinational logic has been implemented on a Transputer based parallel processor, the IBM VICTOR multiprocessor. Overall performance has been measured for several logic designs.