Joyce H. Wu, Jörg Scholvin, et al.
IEEE MWCL
A bulk silicon divide-by-two dynamic frequency divider with maximum clock speed of 26.5 GHz has been achieved. The dynamic divider operates from 6.5 GHz to 26.5 GHz. The design is based on n-channel MOSFET's with an effective gate length of 0.1 µm. © 2000, The Institute of Electrical and Electronics Engineers, Inc. All rights reserved.
Joyce H. Wu, Jörg Scholvin, et al.
IEEE MWCL
Anna W. Topol, Douglas C. La Tulipe Jr., et al.
IBM J. Res. Dev
Keith A. Jenkins, Joachim N. Burghartz
IEEE Transactions on Electron Devices
Jae-Joon Kim, Barry P. Linder, et al.
IRPS 2011