Mehmet Soyuer, Joachim N. Burghartz, et al.
IEEE Journal of Solid-State Circuits
A bulk silicon divide-by-two dynamic frequency divider with maximum clock speed of 26.5 GHz has been achieved. The dynamic divider operates from 6.5 GHz to 26.5 GHz. The design is based on n-channel MOSFET's with an effective gate length of 0.1 µm. © 2000, The Institute of Electrical and Electronics Engineers, Inc. All rights reserved.
Mehmet Soyuer, Joachim N. Burghartz, et al.
IEEE Journal of Solid-State Circuits
Karthik Balakrishnan, Keith A. Jenkins, et al.
ISQED 2011
John D. Cressler, James Warnock, et al.
IEEE Electron Device Letters
Shu Jen Han, Alberto Valdes Garcia, et al.
Nature Communications