Keith A. Jenkins, Alan J. Weger
IEEE Electron Device Letters
Paper
A 26.5 GHz Silicon MOSFET 2:1 Dynamic Frequency Divider
Abstract
A bulk silicon divide-by-two dynamic frequency divider with maximum clock speed of 26.5 GHz has been achieved. The dynamic divider operates from 6.5 GHz to 26.5 GHz. The design is based on n-channel MOSFET's with an effective gate length of 0.1 µm. © 2000, The Institute of Electrical and Electronics Engineers, Inc. All rights reserved.
Related
Pong-Fei Lu, James D. Warnock, et al.
IEEE T-ED
Conference paper
On-chip circuit for measuring multi-GHz clock signal waveforms
Keith A. Jenkins, P. Restle, et al.
VTS 2013
Yu-Ming Lin, Keith A. Jenkins, et al.
IMS 2011