Pong-Fei Lu, James D. Warnock, et al.
IEEE T-ED
Paper
A 26.5 GHz Silicon MOSFET 2:1 Dynamic Frequency Divider
Abstract
A bulk silicon divide-by-two dynamic frequency divider with maximum clock speed of 26.5 GHz has been achieved. The dynamic divider operates from 6.5 GHz to 26.5 GHz. The design is based on n-channel MOSFET's with an effective gate length of 0.1 µm. © 2000, The Institute of Electrical and Electronics Engineers, Inc. All rights reserved.
Related
Conference paper
The clock distribution of the power4 microprocessor
Phillip J. Restle, Craig A. Carter, et al.
ISSCC 2002
Keith A. Jenkins, Walter H. Henkels
IEEE Journal of Solid-State Circuits
Keith A. Jenkins, John D. Cressler
IEEE T-ED