J. Warnock, P.F. Lu, et al.
Bipolar Circuits and Technology Meeting 1989
Paper
14.9 ps/2.2 mW charge-buffered active-pull-down ECL circuit
Abstract
An ECL circuit with a charge-buffered active-pull-down emitter-follower stage is described. Implemented in a 0-8 /an double-poly trench-isolated selfaligned bipolar process, unloaded gate delays of 14.9ps/2.2mW, 20.7ps/1.2mW, and 24.5ps/0.77mW have been achieved. © 1992, The Institution of Electrical Engineers. All rights reserved.
Related
Conference paper
Epitaxial-base double-poly self-aligned bipolar transistors
E. Ganin, T.C. Chen, et al.
IEDM 1990
Christophe R. Tretz, C.T. Chuang, et al.
International Journal of Electronics
C.T. Chuang, Ken Chin, et al.
IEEE Journal of Solid-State Circuits