Deep learning software stacks for analogue in-memory computing-based acceleratorsCorey Liam LammieHadjer Benmezianeet al.2025Nat. Rev. Electr. Eng.
Architecture and Design Approaches towards Large-scale AI Hardware AccelerationAshish Ranjan2025DAC 2025
Innovative BEOL Oxide-Based Devices as Key Enablers for High-Performing Heterogeneous SystemsValeria BragagliaWooseok Choiet al.2025DRC 2025
Routing Congestion Mitigation Techniques Targeting Dense DesignsAlex SuessLakshmi Reddyet al.2025DAC 2025
DiReC: Enhancing VHDL Code Generation and Summarization with Divide-Retrieve-Conquer StrategyPrashanth VijayaraghavanApoorva Nitsureet al.2025DAC 2025
Scalable Physical Design for Many-Accelerator SoCsKarthik SwaminathanMartin Cochetet al.2025ISCA 2025
A Near-DRAM Accelerator for Compiler-Generated Fully Homomorphic Encryption ApplicationsAlper Buyuktosunoglu2025ISCA 2025
Agile Design of Secure and Resilient AI-Centric SystemsLuca CarloniJoseph Zuckermanet al.2025ISCA 2025
On-Chip Training and Inference using Analog CMO/HfOx ReRAM Artificial SynapsesDonato Francesco FalconeVictoria Clericoet al.2025Neuronics 2025