Stress proximity technique for performance improvement with dual stress liner at 45nm technology and beyondX. ChenS. Fanget al.2006VLSI Technology 2006
High performance and low power transistors integrated in 65nm bulk CMOS technologyZ. LuoA. Steegenet al.2004IEDM 2004