SI-GT: FAST INTERCONNECT SIGNAL INTEGRITY ANALYSIS FOR INTEGRATED CIRCUIT DESIGN VIA GRAPH TRANSFORMERSYuting HuTarek Mohamedet al.2026ICLR 2026Conference paper
Scalable Physical Design for Many-Accelerator SoCsKarthik SwaminathanMartin Cochetet al.2025ISCA 2025Workshop paper
SyncTREE: Fast Timing Analysis for Integrated Circuit Design through a Physics-informed Tree-based Graph Neural NetworkYuting HuJiajie Liet al.2023NeurIPS 2023Conference paper
Multi-Cycle Interconnect Synthesis (MCIS) : (data) register tree constructionYing ZhouGi-Joon Namet al.2023DAC 2023Talk
Rectification Learning From Hypotheses Refutation and Relevance ClassificationVictor KravetsJie-hong R. Jianget al.2023DAC 2023Poster