A 45nm low power bulk technology featuring carbon co-implantation and laser anneal on 45°-rotated substrateJ. YuanV. Chanet al.2008ICSICT 2008
High performance transistors featured in an aggressively scaled 45nm bulk CMOS technologyZ. LuoN. Rovedoet al.2007VLSI Technology 2007
Non-poisoning dual damascene patterning scheme for low-k and ultra low-k BEOLW. CoteD. Edelsteinet al.2006ADMETA 2006
Reliability, yield, and performance of a 90 nm SOI/Cu/SiCOH technologyD. EdelsteinC.R. Daviset al.2004IITC 2004
Comprehensive reliability evaluation of a 90 nm CMOS technology with Cu/PECVD low-k BEOLD. EdelsteinH.S. Rathoreet al.2004IRPS 2004
Comprehensive reliability evaluation of a 90 nm CMOS technology with Cu/PECVD low-k BEOLD. EdelsteinH.S. Rathoreet al.2004IRPS 2004