H.H. Chao, Shauchi Ong, et al.
IEEE Design and Test of Computers
Paper
TA-A3 Retention Time Studies in Buried-Channel MOSFET Dynamic-Memory Devices
Abstract
No abstract available.
Related
Conference paper
An 18 ns 56-bit multiply-adder circuit
Robert K. Montoye, P.W. Cook, et al.
ISSCC 1990
Conference paper
Control store implementation of a high performance VLSI CISC
J.H. Chang, H.H. Chao, et al.
MICRO Annual Workshop 1987
Conference paper
ON THE SYNCHRONIZATION OF A MICROPROCESSOR.
H.H. Chao, Shauchi Ong, et al.
CICC 1985