Reinaldo A. Bergamaschi, Salil Raje, et al.
IEEE Transactions on VLSI Systems
Paper
Observable time windows: Verifying high-level synthesis results
Abstract
Verifying equivalence of the behavioral specification and scheduled implementation is a significant problem in high-level synthesis, because scheduling changes the cycle-by-cycle behavior. The authors present a practical method for comparing simulation results for the two using the same vectors.
Related
Daniel Brand, Reinaldo A. Bergamaschi, et al.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Conference paper
Early and accurate analysis of SoCs: Oxymoron or real?
Reinaldo A. Bergamaschi
SLIP 2004
Reinaldo A. Bergamaschi, Andreas Kuehlmann
IEEE Transactions on VLSI Systems