E.S. Schlig
IEEE JSSC
Paper
Mathematical “Lower Bounds” and the Logic Circuit Designer
Abstract
The use of published theorems on least times to perform arithmetic operations as aids in optimizing logic circuit designs is discussed. An illustrative example is presented involving the optimum maximum fan-in of circuits in a binary adder. © 1970, IEEE. All rights reserved.
Related
M.G. Miksic, G. Mandel, et al.
Physics Letters
G.R. Stilwell, E.S. Schlig
IEEE T-ED
A.S. Farber, J.J. Decillo
Proceedings of the IEEE