Conference paper
A shorted global clock design for multi-GHz 3D stacked chips
Liang-Teck Pang, Phillip J. Restle, et al.
VLSI Circuits 2012
No abstract available.
Liang-Teck Pang, Phillip J. Restle, et al.
VLSI Circuits 2012
Steven J. Koester, Albert M. Young, et al.
IBM J. Res. Dev
George A. Sai-Halasz, Matthew R. Wordeman, et al.
IEEE Journal of Solid-State Circuits
Steven E. Laux
IEEE TCADIS