Conference paper
Doping of n+ and p+ polysilicon in a dual-gate CMOS process
C.Y. Wong, J.Y.-C. Sun, et al.
IEDM 1988
Paper
IIA-3 p+ Polysilicon Emitters for Sub-0.5 µm High-Performance p-n-p
Abstract
No abstract available.
Related
J.N. Burghartz, J. Warnock, et al.
Electronics Letters
Conference paper
Circuit design issues for the POWER4 chip
J. Warnock
VLSI-TSA 2003
L.P. Fu, T. Schmiedel, et al.
Applied Physics Letters