Fair and Comprehensive Benchmarking of Machine Learning Processing Chips

Geoffrey W. Burr; SukHwan Lim; Boris Murmann; Rangharajan Venkatesan; Marian Verhelst

doi:10.1109/MDAT.2021.3063366

IEEE Design and Test

Review

31 May 2022

Fair and Comprehensive Benchmarking of Machine Learning Processing Chips

View publication

Abstract

This article provides an overview of benchmarking strategies at a different set of abstraction levels and related best practices in each, while working to also give an overall view of impact.

Paper

Experimental study of the effects of a six-level phase mask on a digital holographic storage system

Marí P. Bernal, Geoffrey W. Burr, et al.

Applied Optics

Paper

Photonic crystal microcavity sensor for ultracompact monitoring of reaction kinetics and protein concentration

Sanja Zlatanovic, Laura W. Mirkarimi, et al.

Sensors and Actuators, B: Chemical

Paper

Experimental Demonstration and Tolerancing of a Large-Scale Neural Network (165 000 Synapses) Using Phase-Change Memory as the Synaptic Weight Element

Geoffrey W. Burr, Robert M. Shelby, et al.

IEEE T-ED

Conference paper

Analog-memory-based 14nm Hardware Accelerator for Dense Deep Neural Networks including Transformers

Atsuya Okazaki, Pritish Narayanan, et al.

ISCAS 2022

View all publications

Abstract

Related

Experimental study of the effects of a six-level phase mask on a digital holographic storage system

Photonic crystal microcavity sensor for ultracompact monitoring of reaction kinetics and protein concentration

Experimental Demonstration and Tolerancing of a Large-Scale Neural Network (165 000 Synapses) Using Phase-Change Memory as the Synaptic Weight Element

Analog-memory-based 14nm Hardware Accelerator for Dense Deep Neural Networks including Transformers