Fair and Comprehensive Benchmarking of Machine Learning Processing Chips

Geoffrey W. Burr; SukHwan Lim; Boris Murmann; Rangharajan Venkatesan; Marian Verhelst

doi:10.1109/MDAT.2021.3063366

IEEE Design and Test

Review

31 May 2022

Fair and Comprehensive Benchmarking of Machine Learning Processing Chips

View publication

Abstract

This article provides an overview of benchmarking strategies at a different set of abstraction levels and related best practices in each, while working to also give an overall view of impact.

Conference paper

Reducing circuit design complexity for neuromorphic machine learning systems based on Non-Volatile Memory arrays

Pritish Narayanan, Lucas L. Sanches, et al.

ISCAS 2017

Conference paper

Architectures and Circuits for Analog-memory-based Hardware Accelerators for Deep Neural Networks (Invited)

Shubham Jain, Ching-Tzu Chen, et al.

ISCAS 2023

Paper

Experimental study of the effects of a six-level phase mask on a digital holographic storage system

Marí P. Bernal, Geoffrey W. Burr, et al.

Applied Optics

Paper

Tutorial: Brain-inspired computing using phase-change memory devices

Abu Sebastian, Manuel Le Gallo, et al.

Journal of Applied Physics

View all publications

Abstract

Related

Reducing circuit design complexity for neuromorphic machine learning systems based on Non-Volatile Memory arrays

Architectures and Circuits for Analog-memory-based Hardware Accelerators for Deep Neural Networks (Invited)

Experimental study of the effects of a six-level phase mask on a digital holographic storage system

Tutorial: Brain-inspired computing using phase-change memory devices