George Cheroff, Dale L. Critchlow, et al.
IEEE JSSC
The early conceptual stages and key elements in the development of the one-device MOSFET dynamic RAM are reviewed from the personal perspective of the author. Future miniaturization to the level of 1/4μm channel length and minimum lithography dimension is projected. © 1984 IEEE
George Cheroff, Dale L. Critchlow, et al.
IEEE JSSC
Hussein I. Hanafi, Robert H. Dennard, et al.
IEEE Journal of Solid-State Circuits
David J. Frank, Robert H. Dennard, et al.
Proceedings of the IEEE
Robert H. Dennard, Jin Cai, et al.
Solid-State Electronics