Conference paper
Submicron high performance bipolar technology
T.C. Chen, J.D. Cressler, et al.
VLSI Technology 1989
The Letter describes the first experimental result of a high-speed low-power ECL-based AC-coupled complementary push-pull circuit. Implemented in a 0.8µm high-performance fully complementary bipolar technology with 50GHz npn transistor and 13GHz pnp transistor, a power-delay product of 34fJ (23.2ps at 1.48mW) has been achieved compared with 67 fJ (45 ps at 1.48mW) for the npn-only ECL circuit. © 1993, The Institution of Electrical Engineers. All rights reserved.
T.C. Chen, J.D. Cressler, et al.
VLSI Technology 1989
K. Chern-Yu, W.C. Chou, et al.
Journal of Applied Physics
P.F. Lu, J. Ji, et al.
LPED 1996
J.H. Comfort, G.L. Patton, et al.
IEDM 1990