Alexander Rylyakov, Thomas Zwick
IEEE Journal of Solid-State Circuits
A dynamic divide-by-2 circuit is presented. The frequency divider operates from 74 GHz up to at least 136 GHz, limited by the available input power. A balun is included on chip to convert the single-ended input signal to differential, while maintaining input sensitivity better than 0 dBm over the entire frequency range. The divider core has a low power consumption of 72.6 mW from -3.3 V and is implemented in a 210-GHz-fT SiGe bipolar technology. ©2009 IEEE.
Alexander Rylyakov, Thomas Zwick
IEEE Journal of Solid-State Circuits
Solomon Assefa, Huapu Pan, et al.
OFC 2013
Solomon Assefa, William M. J. Green, et al.
IPC 2012
Mark Ferriss, Alexander Rylyakov, et al.
VLSI Circuits 2013