HRL-Topo: Hierarchical Reinforcement Learning with Large Language Models for Analog Circuit Topology SynthesisPrashanth VijayaraghavanLuyao Shiet al.2026DAC 2026Conference paper
StepPRM-RTL: Stepwise Process-Reward Guided LLM Fine-Tuning for Enhanced RTL SynthesisPrashanth VijayaraghavanApoorva Nitsureet al.2026DAC 2026Conference paper