Skip to main content

Focus areas

Artificial Intelligence

Quantum Computing

About

Artificial Intelligence

Quantum Computing

Focus areas
Blog
Publications
Careers
About

Publications

Home
Publications

Filter by

1 result at AISTECS 2018

A software-defined SoC memory bus bridge architecture for disaggregated computing
- - Dimitris Syrivelis
  - Kostas Katrinis
  - et al.
- 2018
- AISTECS 2018

Date

Start

End

Featured collections

Popular topics

Focus areas
Quick links
Work with us
- Careers
- Contact Research
Directories
Follow us

Contact IBM
Privacy
Terms of use
Accessibility