Multi-dimensional circuit and micro-architecture level optimizationQi ZhenyuMatthew Ziegleret al.2007ISQED 2007
Enablement of variation-aware timing: Treatment of parasitic resistance and capacitanceNing LuJudy H. McCullen2007ISQED 2007
Gate leakage effects on yield and design considerations of PD/SOI SRAM designsRouwaida KanjRajiv Joshiet al.2007ISQED 2007
Device footprint scaling for ultra thin body fully depleted SOIJie DengKeunwoo Kimet al.2007ISQED 2007
Cross layer error exploitation for aggressive voltage scalingAmin Khajeh DjahromiAhmed M. Eltawilet al.2007ISQED 2007