Unifying wire and time scheduling for highlevel synthesisYosi Ben AsherIrina Lipov2018MCSoC 2018Conference paper