Evaluation of (110) versus (001) Channel Orientation for Improved nFET/pFET Device Performance Trade-Off in Gate-All-Around Nanosheet Technology
- Shogo Mochizuki
- Nicolas Loubet
- et al.
- 2023
- IEDM 2023
Conference paper
Publications
27 results for Logic Scaling
Vertical-Transport Nanosheet Technology for Scaling beyond the Lateral-Transport Devices CMOS Era
- Hemanth Jagannathan
- Susan Fan
- et al.
- 2023
- SSDM 2023
Invited talkLogInsights: Understanding and Extracting Information from Logs for Fast Fault Classification by Weak Supervision
- Suranjana Samanta
- Prateeti Mohapatra
- et al.
- 2023
- SSE 2023
Conference paperControl of Plasma Etch Conditions through Pulsed, Cyclic, and QALE Processes for Advanced Node Applications
- Dominik Metzler
- 2023
- PESM 2023
Invited talkA 1.9GHz 0.57V Vmin 576Kb embedded product-ready L2 cache in 5nm FinFET technology
- N. Jungmann
- Rajiv V. Joshi
- et al.
- 2023
- VLSI Technology 2023
Conference paperTSV Stress Evolution Mapping using in-line Raman Spectroscopy
- Stefan Schoeche
- Daniel Schmidt
- et al.
- 2023
- SPIE Advanced Lithography + Patterning 2023
Conference paperNext-Generation Logic Design Architecture for Vertical-Transport Nanosheets
- Biswanath (Biswa) Senapati
- Jeongho Do
- et al.
- 2023
- SPIE Advanced Lithography + Patterning 2023
Invited talk