Reduction of RTA-driven intra-die variation via model-based layout optimizationJ.C. ScottO. Gluschenkovet al.2009VLSI Technology 2009
Increasing threshold voltage variation due to random telegraph noise in FETs as gate lengths scale to 20 nmN. TegaH. Mikiet al.2009VLSI Technology 2009