DNN Engine: A 28-nm Timing-Error Tolerant Sparse Deep Neural Network Processor for IoT Applications
- Paul N. Whatmough
- Saekyu Lee
- et al.
- 2018
- IEEE JSSC
Paper
Publications
18 results for Gu-Yeon Wei
Very low voltage (VLV) design
- Ramon Bertran
- Pradip Bose
- et al.
- 2017
- ICCD 2017
Conference paperCo-designing accelerators and SoC interfaces using gem5-Aladdin
- Yakun Sophia Shao
- Sam Likun Xi
- et al.
- 2016
- MICRO 2016
Conference paperA 7.5 GS/s flash ADC and a 10.24 GS/s time-interleaved ADC for backplane receivers in 65 nm CMOS
- Hayun Chung
- Zeynep Toprak-Deniz
- et al.
- 2015
- Analog Integr Circuits Signal Process
PaperQuantifying sources of error in McPAT and potential impacts on architectural studies
- Sam Likun Xi
- Hans Jacobson
- et al.
- 2015
- HPCA 2015
Conference paperArea efficient phase calibration of a 1.6 GHz multiphase DLL
- Ankur Agrawal
- Pavan Kumar Hanumolu
- et al.
- 2011
- CICC 2011
Conference paperTribeca: Design for PVT variations with local recovery and fine-grained adaptation
- Meeta S. Gupta
- Jude A. Rivers
- et al.
- 2009
- MICRO 2009
Conference paperA 7.5-GS/s 3.8-ENOB 52-mW flash ADC with clock duty cycle control in 65nm CMOS
- Hayun Chung
- Alexander Rylyakov
- et al.
- 2009
- VLSI Circuits 2009
Conference paper