Power supply noise induced jitter estimation in high speed clock tree for full chip timing analysisWen YinZegui Panget al.2013DesignCon 2013
