Publications

Verilog-A compact model for oxide-based resistive random access memory (RRAM)

• • Zizhen Jiang
  • Shimeng Yu
  • et al.
• 2014
• SISPAD 2014