Simple Gate Metal Anneal (SIGMA) stack for FinFET Replacement Metal Gate toward 14nm and beyondTakashi AndoB. Kannanet al.2014VLSI Technology 2014
Intrinsic dielectric stack reliability of a high performance bulk planar 20nm replacement gate high-k metal gate technology and comparison to 28nm gate first high-k metal gate processW. McMahonC. Tianet al.2013IRPS 2013
A novel low resistance gate fill for extreme gate length scaling at 20nm and beyond for gate-last high-k/metal gate CMOS technologyU. KwonK. Wonget al.2012VLSI Technology 2012
High performance bulk planar 20nm CMOS technology for low power mobile applicationsHuiling ShangSameer Jainet al.2012VLSI Technology 2012
Performance elements for 28nm gate length bulk devices with gate first high-k metal gateJun YuanC. Gruensfelderet al.2010ICSICT 2010
Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturingH.S. YangR. Maliket al.2004IEDM 2004
Critical Assessment of Soft Breakdown Stability Time and the Implementation of New Post-Breakdown Methodology for ultra-thin gate oxidesE. WuJ. Suñéet al.2003IEDM 2003
A high performance 90 nm SOI technology with 0.992 μm2 6T-SRAM cellMukesh KhareS. Kuet al.2002IEDM 2002
The effect of change of voltage acceleration on temperature activation of oxide breakdown for ultrathin oxidesE. WuJ.M. McKennaet al.2001IEEE Electron Device Letters