PECVD Low-k (∼2.7) dielectric SiCOH film development and integration for 65 nm CMOS devicesK. IdaS. Nguyenet al.2005AMC 2005
BEOL process integration with Cu/SiCOH (k=2.8) low-k interconnects at 65nm groundrulesS. LaneM. Fukasawaet al.2005AMC 2005
BEOL process integration with Cu/SiCOH (k=2.8) low-k interconnects at 65 nm groundrulesM. FukasawaS. Laneet al.2005IITC 2005
Low-k/copper integration scheme suitable for ULSI manufacturing from 90nm to 45nm nodesT. NogamiS. Laneet al.2005Optics East 2005
High performance 65 nm SOI technology with dual stress liner and low capacitance SRAM cellE. LeobandungH. Nayakamaet al.2005VLSI Technology 2005
Large format fabrication a practical approach to low cost MCM-dGeorge E. WhiteEric Perfectoet al.1994MCMC 1994
Dielectric anisotropy of BPDA-PDA polyimide and its effect on electrical characteristics of interconnectsA. DeutschM. Swaminathanet al.1993IEEE Topical Meeting EPEPS 1993