Silicon photonics and challenges for fabricationN. FeilchenfeldKaren Nummyet al.2017SPIE Advanced Lithography 2017Conference paper
Post implant strip optimization for 90nm and beyond technologiesNicholas C. M. FullerAnthony Santiagoet al.2006ASMC 2006Conference paper
Trimming of hard-masks by gaseous chemical oxide removal (COR) for sub-10nm gates/fins, for gate length control and for embedded logicWesley C. NatzleDavid Horaket al.2004ASMC 2004Conference paper
New polysilicon disposable sidewall process for sub-50 nm CMOSK.L. LeeD. Boydet al.2001ESSDERC 2001Conference paper