Interconnect performance and scaling strategy for the 22 nm node and beyondJames H.-C. ChenLijun Jianget al.2008ADMETA 2008
Technology elements of a common platform bulk foundry offering (invited)P. GilbertA. Steegenet al.2007IEDM 2007
Characterization, Modeling and Extraction of Cu Wire Resistance for 65 nm TechnologyNing LuM. Angyalet al.2007CICC 2007
BEOL process integration with Cu/SiCOH (k=2.8) low-k interconnects at 65nm groundrulesS. LaneM. Fukasawaet al.2005AMC 2005
A SiCOH BEOL interconnect technology for high density and high performance 65 nm CMOS applicationsMatthew AngyalJason Gillet al.2005AMC 2005
BEOL process integration with Cu/SiCOH (k=2.8) low-k interconnects at 65 nm groundrulesM. FukasawaS. Laneet al.2005IITC 2005
Low-k/copper integration scheme suitable for ULSI manufacturing from 90nm to 45nm nodesT. NogamiS. Laneet al.2005Optics East 2005
High performance 65 nm SOI technology with dual stress liner and low capacitance SRAM cellE. LeobandungH. Nayakamaet al.2005VLSI Technology 2005
A 90nm dual damascene hybrid (organic / inorganic) low-k - Copper BEOL integration schemeT. DaltonA. Cowleyet al.2003ADMETA 2003