Unveiling difficult bugs in address translation caching arrays for effective post-silicon validationGeorge PapadimitriouDimitris Gizopouloset al.2016ICCD 2016
Probabilistic bug-masking analysis for post-silicon tests in microprocessor verificationDoowon LeeyTom Kolanet al.2016DAC 2016