Unifying wire and time scheduling for highlevel synthesisYosi Ben AsherIrina Lipov2018MCSoC 2018Conference paper
Generating ASIPs with Reduced Number of Connections to the Register-FileYosi Ben AsherIrina Lipovet al.2017Int. J. Parallel ProgramPaper