Morphable counters: Enabling compact integrity trees for low-overhead secure memoriesGururaj SaileshwarPrashant J. Nairet al.2018MICRO 2018Conference paper
SYNERGY: Rethinking Secure-Memory Design for Error-Correcting MemoriesGururaj SaileshwarPrashant J. Nairet al.2018HPCA 2018Conference paper