Block-Level Design Optimization for Sub-100-nm Cell Height Libraries with Stacked TransistorNick LanzilloJim Mazzaet al.2025IEDM 2025Conference paper