Publications

Energy optimization of multilevel cache architectures for RISC and CISC processors

• • Uming Ko
  • Poras T. Balsara
  • et al.
• 1998
• IEEE Transactions on VLSI Systems