Custom Sub-Systems and Circuits for Deep Learning: Guest Editorial Overview
- Chia-Yu Chen
- Boris Murmann
- et al.
- 2019
- IEEE JESTCS
Publications
2 results for Hoi Jun Yoo
A low-noise folded bit-line sensing architecture for multigigabit DRAM with ultrahigh-density 6F2 cell
- Jong-Shik Kim
- Yu-Soo Choi
- et al.
- 1998
- IEEE Journal of Solid-State Circuits