Timing derived current for signal net reliability assessmentJiedong DiaoJim Venutoet al.2005VMIC 2005
CPAM: A common power analysis methodology for high-performance VLSI designJ.Scott NeelyHoward H. Chenet al.2000IEEE Topical Meeting EPEPS 2000