Publications

A 45 nm SOI embedded DRAM macro for the POWER™ processor 32 MByte on-chip L3 cache

• • John Barth
  • Don Plass
  • et al.
• 2011
• IEEE Journal of Solid-State Circuits