A 4.5 mW/Gb/s 6.4 Gb/s 22+1-lane source synchronous receiver core with optional cleanup PLL in 65 nm CMOSRobert ReutemannMichael Ruegget al.2010IEEE Journal of Solid-State Circuits
