Publications

High performance 65 nm SOI technology with dual stress liner and low capacitance SRAM cell

• • E. Leobandung
  • H. Nayakama
  • et al.
• 2005
• VLSI Technology 2005