Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturingH.S. YangR. Maliket al.2004IEDM 2004
