Publications

A DPLL-based per core variable frequency clock generator for an eight-core POWER7™ microprocessor

• • Jose Tierno
  • Alexander Rylyakov
  • et al.
• 2010
• VLSI Circuits 2010