Marshall W. Bern, Howard J. Karloff, et al.
Theoretical Computer Science
We consider the problem of implementing a wait-free regular register from storage components prone to Byzantine faults. We present a simple, efficient, and self-contained construction of such a register. Our construction utilizes a novel building block, called a 1-regular register, which can be efficiently implemented from Byzantine fault-prone components. © 2006 Elsevier B.V. All rights reserved.
Marshall W. Bern, Howard J. Karloff, et al.
Theoretical Computer Science
Oliver Bodemer
IBM J. Res. Dev
Rajeev Gupta, Shourya Roy, et al.
ICAC 2006
Raymond Wu, Jie Lu
ITA Conference 2007