Yasunao Katayama, Yasushi Negishi, et al.
IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems
Despite their great market success, DRAMs have not kept pace with microprocessor improvements, so researchers are looking to advanced high-speed DRAM and merged DRAM/logic technologies to increase memory system performance.
Yasunao Katayama, Yasushi Negishi, et al.
IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems
Yasunao Katayama
NANO 2005
Yasuteru Kohda, Kohji Takano, et al.
CCNC 2015
Daiju Nakano, Yasuteru Kohda, et al.
IEEE COOL CHIPS 2011