Valentina Salapura, Karthik Ganesan, et al.
ISPASS 2008
Paper
Synergistic processing in cell's multicore architecture
Abstract
Eight synergistic processor units enable the Cell Broadband Engine's breakthrough performance. The SPU architecture implements a novel, pervasively data-parallel architecture combining scalar and SIMD processing on a wide data path. A large number of SPUs per chip provide high thread-level parallelism. © 2006 IEEE.
Related
Erik R. Altman, Kemal Ebcioglu, et al.
Proceedings of the IEEE
Conference paper
Optimizing compiler for a CELL processor
Alexandre E. Eichenberger, Kathryn O'Brien, et al.
PACT 2005
Michael Gschwind, Valentina Salapura, et al.
IEEE Transactions on VLSI Systems