J. Warnock, J.D. Cressler, et al.
IEDM 1991
A self-aligned I2 L/MTL technology featuring collectors doped from and contacted by polysilicon, self-aligned collector and base contact edges, and metal-interconnected bases is described. Experimental ring-oscillator circuits designed with 2.5 -μm design rules and fabricated with this technology exhibit gate delays as small as 0.8 ns at Ic –100 μA for fan-in = I and fan-out = 3. Increased wiring flexibility and improved circuit density are inherent advantages of this self-aligned technology. Copyright © 1980 by The Institute of Electrical and Electronics Engineers, Inc.
J. Warnock, J.D. Cressler, et al.
IEDM 1991
Tak H. Ning
SPIE Advanced Lithography 2007
G. Shahidi, J. Warnock, et al.
VLSI Technology 1992
Jeng-Bang Yau, Jin Cai, et al.
VLSI-TSA 2017